Active Terahertz Imaging Using Schottky Diodes in CMOS: Array and 860-GHz Pixel

Ruonan Han, Student Member, IEEE, Yaming Zhang, Youngwan Kim, Dae Yeon Kim, Hisashi Shichijo, Fellow, IEEE, Ehsan Afshari, Senior Member, IEEE, and Kenneth K. O, Fellow, IEEE

Abstract—Schottky-barrier diodes (SBD’s) fabricated in CMOS without process modification are shown to be suitable for active THz imaging applications. Using a compact passive-pixel array architecture, a fully-integrated 280-GHz 4 × 4 imager is demonstrated. At 1-MHz input modulation frequency, the measured peak responsivity is 5.1 kV/W with ±20% variation among the pixels. The measured minimum NEP is 29 pW/Hz^{1/2}. Additionally, an 860-GHz SBD detector is implemented by reducing the number of unit cells in the diode, and by exploiting the efficiency improvement of patch antenna with frequency. The measured NEP is 42 pW/Hz^{1/2} at 1-MHz modulation frequency. This is competitive to the best reported performance of MOSFET-based pixel measured without attaching an external silicon lens (66 pW/Hz^{1/2} at 1 THz and 40 pW/Hz^{1/2} at 650 GHz). Given that incorporating the 280-GHz SBD imager into an array increased the NEP by ~ 20%, the 860-GHz imager array should also have the similar NEP as that for an individual detector. The circuits were utilized in a setup that requires neither mirrors nor lenses to form THz images. These suggest that an affordable and portable fully-integrated CMOS THz imager is possible.

Index Terms—CMOS, detector, image sensor, imaging, lens-less, NEP, on-chip patch antenna, responsivity, Schottky barrier diode, terahertz.

I. INTRODUCTION

The interests for utilizing silicon integrated circuits in terahertz (THz) applications are increasing [1]. Terahertz typically refers to the spectrum range between 300 GHz and 3 THz spanning the portion between the millimeter wave and infrared [2], [3]. It is also called the THz gap. Terahertz is particularly of interest in medical and security imaging applications due to its non-ionizing nature unlike that for X-rays, and smaller wavelengths that result in a finer spatial resolution compared to millimeter wave imaging [2]–[4]. The rapid progress in the research of THz circuits using CMOS and other silicon technologies is starting to make it possible to integrate THz sensors and post-processing circuits in a silicon chip. This will help enable future THz imaging systems affordable and maybe even portable [5]. Due to the moderate sensitivity resulting from the lack of ability to pre-amplify the input THz signals before detection, these sensors are better suited for active imaging that requires an external THz source to illuminate objects.

The recent room-temperature active imaging research using silicon technologies builds on the THz detection with silicon MOSFET’s in 2004 [6] and the demonstration of Shallow-Trench separated Schottky barrier diode (SBD) with measured cutoff frequency of 1.5 THz in foundry CMOS in 2005 [7]. The CMOS-based non-coherent detectors operating at high millimeter wave and THz frequencies are first reported using an SBD operating near 200 GHz in 2006 [8] and using a MOSFET at 650 GHz in 2008 [9], [10]. A critical figure of merit of THz imagers is Noise Equivalent Power (NEP), which is the input power level at which the signal-to-noise ratio (SNR) over 1-Hz bandwidth is unity [11]. To decrease NEP, several techniques have been proposed, but inevitably at increased cost. In [12], an NEP of 17 pW/Hz^{1/2} at 650 GHz was reported. This excellent NEP is achieved by attaching a high-resistivity silicon lens to a 65-nm CMOS SOI chip that enhances radiation coupling into an on-chip antenna. Without the lens, the NEP increased to 66 pW/Hz^{1/2} at 1.05 THz [13]. The most recent report of MOSFET imager is a fully-integrated, thousand-pixel CMOS terahertz camera chip with a measured NEP of 100 pW/Hz^{1/2} [14]. The imager uses a nano-scale CMOS technology (65 nm), substrate thinning, and a hyper-hemispheric silicon lens.

The first Schottky detector in CMOS for active imaging was reported in [15] and [16]. The 280-GHz detector exhibited NEP of 33-pW/Hz^{1/2} at 1-MHz modulation frequency. The detector utilized Poly-Gate Separated (PGS) SBD’s, which have a measured cutoff frequency of ~ 2 THz and are fabricated in 130-nm CMOS without any process modifications [17]. These initial works provide a promising alternative to MOSFET detection, towards realizing a fully-integrated CMOS imager operating near 1 THz. To achieve this goal using Schottky diode detectors, it is necessary to have (i) an array architecture with low noise and a high fill factor, and (ii) a pixel operating near 1 THz with high sensitivity. This paper, which is an extended version of the work previously presented in [18], describes in greater detail the designs and prototypes from an effort to satisfy these requirements. In Section II, an imaging array architecture suitable for Schottky diode detectors is discussed and utilized to implement a 4 × 4 280-GHz imaging pixel array with a minimum NEP of 29 pW/Hz^{1/2}. Unlike the arrays with in-pixel amplifiers [14], [19], the proposed architecture increases noise by only 20%. Then, in Section III, an 860-GHz single-pixel pro-

Manuscript received October 12, 2012; revised May 31, 2013; accepted June 07, 2013. This work was supported in part by C282 Focus Center under the Focus Center Research Program (FCRP), as well as the Texas Analog Center of Excellence, Semiconductor Research Corporation (SRC) entities. This paper was approved by Associate Editor Brian Floyd.
R. Han and E. Afshari are with the Department of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853 USA (e-mail: rh383@cornell.edu).
Y. Zhang, Y. Kim, D. Y. Kim, H. Shichijo, and K. K. O are with the Texas Analog Center of Excellence and Department of Electrical and Computer Engineering, University of Texas, Dallas, TX 75080 USA.
Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/JSSC.2013.2269856

0018-9200/$31.00 © 2013 IEEE
of the SBD pixel is dominated by flicker noise up to modulation frequency of 4 MHz. So for lower NEP, the chopping/modulation frequency of the input THz wave (thus the detector output frequency) should be close to this corner or higher. Accordingly, the amplifier following a pixel should have a sufficient bandwidth to amplify the rectified signal. Second, the absolute level of the diode noise near the flicker corner frequency is low (< 10 nV/\sqrt{Hz})

so the input-referred noise of amplifier should be well below this to reduce its noise contribution. For an amplifier to simultaneously achieve these two requirements, significant power consumption and area are inevitable. In fact, the higher NEP of MOS detector array [14] is largely due to the noise of in-pixel amplifier. As a result, it is preferred to have passive pixels with shared amplifiers that have significantly better noise performance than that of the detector.

A block diagram of the proposed architecture prototyped in a fully-integrated 280-GHz array is shown in Fig. 2. The circuit consists of a 4 x 4 SBD passive-pixel array. Four pixels in each row share a single bias current circuitry located on the left. The four horizontal analog buses carry the bias current, \( I_{bias} \), to the pixels, and transfer the rectified baseband signals, \( V_{sig} \), to an amplifier bank on the right for signal readout. Two analog multiplexers can configure the input/output terminals of the amplifiers so as to offer two operation modes: parallel mode and serial mode. In the parallel mode, signals from four pixels within the same selected column are connected to the corresponding amplifier in each row, so that parallel amplified outputs are provided for higher throughput. In the serial mode, the two multiplexers shunt all the amplifiers together, and the input is connected to one selected row bus, so that the baseband signal from one pixel in the selected row is simultaneously amplified by all amplifiers. It will be shown later that the amplifier combining in this mode reduces the noise contribution from the amplifiers to further decrease the overall NEP. In serial mode, sixteen pixels are electronically scanned one at a time, under the control of column/row address codes. The address is assigned using the Gray code to prevent glitches during sequential scanning [21]. Next, different parts of the array are discussed.

A. Pixel Design

The schematic of each SBD pixel is shown in Fig. 3. It is based on the pixel design in [16], with modifications for multiplexing. The incident 280-GHz wave is received by an on-chip patch antenna, and is then transferred into an 8-cell Schottky diode through a short-stub GCPW transmission line matching network. The short termination of the network is provided by a metal bypass capacitor \( C_1 \) (∼ 300 fF). To a rectified signal at 1 MHz, \( C_1 \) presents open. For efficient power matching and optimum NEP, the diode in an activated pixel is forward biased with 50-\( \mu \)A current [16]. In Fig. 3, only one horizontal bus line is needed to simultaneously multiplex the detected signal, \( V_{sig} \), and the diode DC bias, \( I_{bias} \). Also only one vertical line is needed to control the bus access through the MOSFET \( M_1 \).

Such a compact array-interconnect scheme is another advantage of the proposed passive pixel array architecture. The on-resistance of \( M_j \) (30 \( \mu \)m/0.12 \( \mu \)m) is only 15 \( \Omega \), much smaller than the 650-\( \Omega \) diode dynamic resistance, to ensure a small switch
noise contribution. The parasitics of switch and buses are connected in parallel to the bypass capacitor $C_3$, which isolates the pixel core from the parasitics.

A three-dimensional structure of the diode with interconnects is shown in Fig. 4(a). The 8-cell PGS SBD is configured in a 2 × 4 pattern. The anodes of cells are connected to Metal 6, and then four diode-cell pairs are combined to a GCPW transmission line at Metal 8. The diode cathodes are connected to the ground plane through 1 µm diffusion regions, as well as the shunted Metal 1 and Metal 2. Fig. 4(b) shows the cross-section of one SBD unit with a Schottky junction area of $0.4 \times 0.4 \mu m^2$. A separation of $1 \mu m$ from the grounded cathode to the central anode provides the optimum tradeoff between the metal-metal capacitance (5 fF) and the series resistance (16 kΩ) for the 8-cell SBD [22].

Extracted from the measured diode $I-V$ curve, the saturated current $I_s$, ideality factor $n$, and the knee current $I_{k,f}$ of the 8-cell SBD are 25 nA, 1.35 and 80 µA, respectively. Patch antennas are used in the pixels so that the incident radiation is shielded from the lossy Si-substrate by the ground plane (Fig. 5). The top aluminum bond-pad layer used to fabricate the patch has a thickness of $\sim 1.2 \mu m$, and is $7.2 \mu m$ away from the ground plane. Between the radiator and ground plane, the metal dummy fills are blocked, and the effective relative dielectric constant of the dielectric layer in between is $\sim 3.7$. The HFSS-simulated [23] directivity and radiation efficiency are 6.7 dBi and 29%, respectively. At a distance of 100 µm from the patch, stacked grounded metal walls are used to isolate patches as well as the bus interconnects.

B. Bias-Current Distribution Network

For image sensors, performance uniformity among pixels is critical to lower fixed-pattern noise (FPN). For an SBD pixel in particular, the responsivity and sensitivity are strongly dependent on the diode forward-bias current. Therefore, a current-mode bias distribution network is adopted. In the schematic (Fig. 6), reference current, $I_{ref}$, is duplicated into each row using current mirrors. In each row, a 5-kΩ polysilicon resistor, $R_s$, is added to decrease the loading of the bus by the bias circuitry.

C. Output Amplifier Bank

As previously mentioned, the amplifier can be configured by two analog multiplexers (Fig. 7). When in the serial mode (control pin $S/PS = 0$), the bus $H_1$ shorts the inputs of all amplifiers together, and connects to one pixel row selected by Analog Multiplexer I. The outputs of amplifiers are shorted to serial output $Out_a$ through Analog Multiplexer II. The total transconductance of the combined amplifiers, $G_{total}$, is (Fig. 8(a))

$$G_{total} = 4G_0$$

(1)

where $G_0$ is the transconductance of each amplifier. The total output noise current, $i_{n, total}$, is

$$i_{n, total}^2 = 4i_{n,unit}^2 = 4i_{n, unit}^2 G_0^2$$

(2)
where $i_{n,in}$ and $v_{n,in}$ are the output noise current and input referred noise voltage of each amplifier, respectively. The contribution of the input referred current noise is negligible because the input impedance is much larger than the detector resistance. Therefore, the total equivalent input referred noise, $v_{n,total}$, is

$$v_{n,total} = \sqrt{\frac{i_{n,in}^2}{G^2_{n,total}}} = \sqrt{\frac{4v_{n,in}^2G^2_0}{16G^2_0}} = \frac{v_{n,in}}{2}$$

or 6-dB lower than the input referred noise of each amplifier. An intuitive way to understand this is that the signals are added coherently, while the noise from four uncorrelated sources are added incoherently, thus SNR increases. The schematic of the amplifier is shown in Fig. 8(a), and the design details have been presented in [16]. The simulated noise of pixel and amplifier are shown in Fig. 8(b). Due to the large-size of the PMOS input pair in each amplifier, the input referred noise is well below the diode noise. In addition, the amplifier exhibits a 3-dB bandwidth of 2 MHz. These, however, comes with the relative high DC power (1.3 mW per amplifier), which necessitates the amplifier sharing scheme as discussed before. To avoid output saturation while accommodating the large 280-GHz radiation power and small distance (Sections IV and V), the gain is set to 24 dB by on-chip resistive division feedback (Fig. 8(a)).

The SBD array architecture described above is significantly different from the ones in [14] and [19]. Besides, due to the absence of an in-pixel amplifier, for each row and column, only one metal trace is required for biasing, signal transmission and multiplexing functions. Especially at high frequencies where the size of low noise in-pixel amplifier can approach that of a pixel, the array architecture in this paper should provide a higher pixel fill factor (percentage of pixel area that is sensitive to the incident radiation [24]). A die microphotograph is shown in Fig. 9. The chip size is $2.4 \times 2.4$ mm$^2$, most of which is occupied by the on-chip patch antennas. The pixel pitch is set to about a half of the wavelength in free space ($\sim 500$ μm) for lower
III. SBD DETECTION AT TERAHERTZ: 860-GHZ LOW-NOISE PIXEL

It is desirable to increase the operation frequency of the SBD pixels to the mid-terahertz range (~1 THz) for several reasons. First, due to diffraction, higher-frequency operation provides better spatial resolution in an imaging system. Secondly, the areas of antenna and matching network inside each pixel are proportional to the wavelength square (λ²), so more pixels can be integrated in a given chip area. Thirdly, the cutoff frequency (2 THz) of the PGS SBD was extrapolated from the measured data around 20 GHz [17], [22]. The terahertz detection capability of such a high cutoff-frequency device can be better verified by the measurements of THz detectors. Finally, due to the fact that many of MOSFET detectors were characterized between 650 GHz to 1 THz [9]–[14], Schottky diode detectors operating at the same frequency range will make it possible to have a cleaner performance comparison.

For terahertz detection using SBD’s, first it is necessary to examine the mechanisms of the high-frequency performance degradation. The parasitics of Schottky barrier diodes are illustrated in the diode cross-section in Fig. 10. The shunt capacitance, \( C_j \), comes from the Schottky junction and the metal-to-metal capacitance. The series resistance, \( R_s \), is due to the cathode salicided n+ diffusion, n-well under the polysilicon gate, and metal interconnects including contacts. Although the cutoff frequency of this device, \( f_T = 1/(2\pi R_s C_j) \), is as high as 2 THz, these parasitics still degrade the detection responsivity in THz range because only a part of the total input RF power, \( P_{total} \), is delivered to the Schottky diode core represented by the diode dynamic resistance, \( R_d \). The RF power-transfer efficiency, \( \eta_{idiode} \), is [16]

\[
\eta_{idiode} = \frac{P_d}{P_{total}} = \frac{1}{1 + \frac{R_s}{R_d} + \frac{R_s}{R_d} \cdot \left( \frac{f_T}{f_R} \right)^2}
\]

Using (4), \( \eta_{idiode} \) of the 8-cell diode in the 280-GHz imager in Section II as a function of input frequencies is plotted in Fig. 11 (solid line). It can be seen that the efficiency drops by 5 x from 280 GHz to 860 GHz. When \( R_s \), \( f_T \), and \( f_R \) are fixed, the loss can be minimized by adjusting the diode bias current or \( R_i \):

\[
\frac{R_i}{R_s} = \frac{f_T}{f_{in}}
\]
and the result optimum $\eta_{\text{diode}}$ is also plotted (dotted line) in Fig. 11. Unfortunately, when the frequency exceeds 600 GHz, the points on the dotted line are no longer usable. This is because the bias current needed is too high and the $I$-$V$ curve of Schottky diode deviates from the ideal exponential due to high-level carrier injection ($I_{\text{bias}} = 80 \mu$A) that decreases intrinsic current responsivity [16]. Higher bias current also leads to higher $1/f$ and shot noise current. These two factors therefore degrade the NEP, which can also be expressed as the ratio between the output noise current and current responsivity. To overcome this performance degradation, the impact of diode sizing and patch antenna frequency scaling are examined next to improve the performance of SBD pixel prototype operating near 1 THz.

### A. Diode Sizing

The expression for NEP when limited by shot noise at temperature $T$ is [16]

$$NEP = \frac{4n_t \eta_{\text{total}} (k_B T)^{3/2}}{q} \cdot \left( 1 + \frac{R_{\text{series}}}{R} + \frac{R_{\text{series}}}{R} \left( \frac{f_c}{f} \right)^2 \right)$$

where $n$ once again is the diode ideality factor, $k_B$ is Boltzmann’s constant, and $t_{\text{noise}}$ is the white noise temperature ratio (the ratio between the white noise generated from the diode and that from a resistor equal to $R_j$), which is $\sim n/2$ [26].

As discussed, a diode is composed of multiple unit cells connected in parallel. If $m$ is the number of shunted diode unit cells, the NEP of an $m$-cell diode at input frequency $f_{\text{in}}$ is

$$NEP = \frac{4n_t \eta_{\text{total}} (k_B T)^{3/2}}{q} \cdot \left( 1 + \frac{R_{\text{series}}}{m R_j} + \frac{m R_{\text{series}}}{R} \left( \frac{f_c}{f} \right)^2 \right)$$

where $R_{\text{series}}$ is the series resistance of each unit cell. The optimum value of $m$ for the lowest NEP should be

$$m_{\text{opt}} = \frac{R_{\text{series}}}{R_j} \cdot \frac{f_j}{f_{\text{in}}}.$$  

For the values of $R_{\text{series}}, R_j, f_j$, and $f_{\text{in}}$ of our interest, $m_{\text{opt}}$ is around 1 or lower. NEP decreases with decreasing $m$. Using (7), NEP’s of diodes with varying $m$ are plotted versus frequency in Fig. 12. The junction resistance of the diodes $R_j$ is 650 Ω. An equivalent ideality factor $n$ of 1.7 is used to account for the non-negligible responsivity degradation effect due to the high-current injection at this bias point. Fig. 12 shows that NEP degrades with frequency as expected and that by choosing a smaller number of unit cells, the NEP degradation is partially compensated. For example, at 860 GHz by using a 4-cell, instead of an 8-cell SBD, the NEP degradation compared to an 8-cell SBD at 280 GHz reduces from 4.5 $\times$ to 2.5 $\times$. If the 4-cell SBD is biased at 25 $\mu$A to keep the same current density and ideality factor, the NEP degradation is 3.1 $\times$.

### B. Antenna Efficiency

Another factor that determines the overall NEP of sensor is antenna efficiency that is inversely proportional to NEP. The 28% antenna efficiency at 280 GHz leaves a significant room for improvement. To investigate this, patch antennas for operation at varying resonant frequencies are simulated with HFSS for the CMOS process backend described in Section II (Fig. 5) and plotted in Fig. 13. The efficiency increases from 30% at 300 GHz to 73% at 850 GHz. Intuitively, this is due to an increase of the ratio between the antenna to ground gap, $d$, and antenna width, $w$, with frequency, which increases radiated power compared to the loss associated with the stored energy inside the metal cavity.

The patch antenna, being a parallel-resonance type [27], can be modeled as a shunt $R-L-C$ circuit in Fig. 14 near the resonance frequency. The resistance is further split into one ra-
HAN et al.: ACTIVE TERAHERTZ IMAGING USING SCHOTTKY DIODES IN CMOS: ARRAY AND 860-GHZ PIXEL

Fig. 14. Equivalent lumped circuit model of a patch antenna near the resonance frequency. The resonance frequency is set by \( L_p \) and \( C_{p} \) of the tank. \( R_{\text{loss},m} \), \( R_{\text{loss},s} \), and \( R_{\text{loss},d} \) represent the loss caused by the finite metal conductivity, dielectric and substrate-mode wave, respectively.

Radiation resistance, \( R_{\text{rad}} \), and three loss resistances: metal conductivity loss, \( R_{\text{loss},m} \), substrate-wave loss, \( R_{\text{loss},s} \), and dielectric loss, \( R_{\text{loss},d} \). Only the power absorbed by \( R_{\text{rad}} \) is radiated. Among all loss mechanisms, the metal loss is the dominant. So the antenna efficiency, \( \eta_{\text{ant}} \), can be estimated as

\[
\eta_{\text{ant}} = \frac{R_{\text{loss},m}}{R_{\text{loss},m} + R_{\text{rad}}} = \frac{1}{1 + \frac{R_{\text{rad}}}{R_{\text{loss},m}}} \tag{9}
\]

The antenna radiation resistance, calculated using 2-dimensional Fourier transform is [28]

\[
R_{\text{rad}} = \frac{\varepsilon_{\text{eff}} Z_{0}^{2} c_{r}^{2}}{63.6 \times (2\pi f_{0,\text{d}} d)^{2}} \tag{10}
\]

where \( \varepsilon_{\text{eff}} \) is the microstrip effective dielectric constant, \( Z_{0} \) is the characteristic impedance of the patch microstrip, and \( c_{r} \) is the speed of light in free space.

A patch antenna is often modeled as a half-wavelength microstrip with an open termination. The finite input resonance resistance due to conduction loss of such transmission line, \( R_{\text{loss},m} \) in (9) is [29]

\[
R_{\text{loss},m} = \frac{2\varepsilon_{\text{eff}} C_{r}^{2}}{R_{m} \ell_{p}} \tag{11}
\]

where \( R_{m} \) is the microstrip series resistance per unit length, and \( \ell_{p} \) is the patch length (about half wavelength). Combining (9)–(11), the ratio of radiation resistance and metal loss resistance as a function of frequency is

\[
\frac{R_{\text{rad}}}{R_{\text{loss},m}} = \frac{\varepsilon_{\text{eff}} C_{r}^{2} R_{m} \ell_{p}}{127 \times (2\pi f_{0,\text{d}} d)^{2}} \tag{12}
\]

The microstrip series resistance, \( R_{m} \), is inversely proportional to the conduction cross-section area, \( p \cdot \delta \), where \( p \) is the perimeter of the radiator cross-section (proportional to \( 1/f_{0n} \)), and \( \delta \) is the skin depth (proportional to \( 1/f_{0n}^{0.5} \)). \( \ell_{p} \) is also proportional to \( 1/f_{0n} \). Therefore, \( \frac{R_{\text{rad}}}{R_{\text{loss},m}} \) in the expression of \( \eta_{\text{ant}} \) (9) has the following dependence on the operation frequency \( f_{0n} \):

\[
\frac{R_{\text{rad}}}{R_{\text{loss},m}} f_{0n} \propto \frac{1}{p \cdot \delta} \cdot \ell_{p} \cdot \left( \frac{1}{f_{0n}} \right)^{2} f_{0n} \cdot \sqrt{f_{0n}} \cdot \left( \frac{1}{f_{0n}} \right) \propto f_{0n}^{-1.5} \tag{13}
\]

Based on the simulated efficiency of the 145-GHz antenna in Fig. 13, the values of \( R_{\text{rad}}/R_{\text{loss},m} \) and \( \eta_{\text{ant}} \) are 7.1 and 12.3% at 145 GHz. Then using (9) and (13), calculated efficiencies normalized to \( \eta_{\text{ant}} \) at 145 GHz are plotted in Fig. 13. They show good agreement with the HFSS simulated results.

C. 860-GHz Schottky Diode Detector Design

Due to the decreasing NEP by using a diode with fewer unit cells (Section III-A) in combination with the improved antenna efficiency at higher frequency (Section III-B), it should be possible to keep NEP of SBD detectors low up to 1 THz. To experimentally demonstrate this, a single image pixel prototype with input radiation frequency of 860 GHz is fabricated. Radiation at such frequency for testing can be obtained by cascading a frequency tripler at the output of the existing 280-GHz source. The schematic of the 860-GHz detector is shown in Fig. 15. It is similar to the topology in Fig. 3, except that an open stub \( L_{3} \) is added into the matching network. Without it, the length of \( L_{1} \) and \( L_{2} \) will become short and too sensitive to variations. The matching network design with \( L_{3} \) in a Smith Chart is also illustrated in Fig. 15. The diode has a reduced number of 4 unit cells to partially compensate the NEP degradation without taking too much risk regarding the scalability of diode model constructed from the measurement of a 16-unit diode test structure.

At terahertz, the effect of the parasitic inductance of the diode interconnects is unclear, and is unfortunately, not measurable. Using HFSS [23], the simulated inductance of the simplified interconnect structure of the 4-cell diode (Fig. 16) is 1.8 pH, which changes the reactance of the forward-biased diode from \(-74j \Omega \) to \(-64j \Omega \). The radiation directivity of an integrated 860-GHz patch antenna in \( E \)-plane is simulated and shown in Fig. 17. The peak directivity is 6.7 dBi and the efficiency (including the feed line) is 71%. The patch length is only 83 \( \mu \text{m} \). This design is also fabricated in the same 130-nm digital CMOS process, and its die photo is shown in Fig. 18.

IV. MEASUREMENT RESULTS

The test setup for the measurement of imager responsivity is shown in Fig. 19. For the 280-GHz imager, the signal is radiated from a VDI 280-GHz amplifier/multiplier chain (AMC) using a horn antenna. The radiated power is calibrated using an Erickson calorimeter (Fig. 20). To mitigate the impact of flicker noise in the imager, the signal is chopped at 1 MHz with a 50%
Fig. 16. Simplified structure for the full-wave EM simulation of the 4-cell diode interconnect series inductance, $L_{\text{diode}}$, and the simulated diode impedance with and without $I_{\text{ac,dc}}$.

Fig. 17. HFSS-simulated radiation pattern (E-plane) of the 860-GHz on-chip patch antenna.

Fig. 18. Microphotograph of the 860-GHz SBD image pixel.

duty cycle. The chip on a PCB is aligned to the horn antenna at a large distance of 400 mm to reduce the standing wave effect [15]. A lock-in amplifier is used to generate the modulating signal, and to simultaneously measure the detected signal from the imager. The array multiplexing function is used to characterize a pixel at a time.

Based on the Friis Transmission Equation [30], the voltage responsivity of imager is [16]

$$\mathcal{R}_v = \frac{v_{\text{out}}}{P_{\text{in}}} = \frac{\sqrt{\pi} V_{\text{rms}}}{A_R \cdot P_{\text{in}} \cdot \frac{G_T}{4\pi r}} \quad (14)$$

where $V_{\text{rms}}$ is the 1-MHz imager output measured by the lock-in amplifier, $P_{\text{in}}$ is the continuous-wave radiation power, $G_T$ is the conical horn antenna gain (22 dBi) and $r$ is the distance between source and imager. In (14), $A_R$ is the pixel antenna aperture size, which is calculated from the simulated antenna directivity. In the case of this multi-pixel imager, apertures of nearby pixels overlap; so $A_R$ is the physical size of each pixel (0.25 mm²) [10]. Using (14), the responsivity of all pixels is extracted from measurements. The highest responsivity along with the simulation is plotted in Fig. 20. The measured peak of 5.1 kV/W occurs at 282 GHz. The distribution of the responsivity is shown in Fig. 21. The responsivity variation is less than $\pm 20\%$. After de-embedding the on-chip amplifier gain of 24 dB, the peak responsivity of the stand-alone pixel is 336 V/W.

The output noise of a 280-GHz imager is amplified by an external low-noise amplifier EG&G Model 5184, and is then analyzed with an Agilent 89410A signal analyzer (Fig. 22(a)). The $-10 \, \text{dB/dec}$ slope indicates that the output noise is dominated by flicker noise. At 1-MHz modulation frequency, the output noise level is 150 nV/Hz$^{1/2}$.

The simulated and measured NEP of the 280-GHz imager at varying input frequencies are plotted in Fig. 22(b). Given that the diode noise is 8.2 nV/Hz$^{1/2}$ at bias current of 50 $\mu$A [16], if the rest of the imager array structure is noiseless, the total NEP (transducer device limitation) is $(8.2 \, \text{nV/Hz}^{1/2})/(336 \, \text{V/W}) = 24 \, \text{pW/Hz}^{1/2}$. Comparing this to that in (15), the extra elements for implementing the array including biasing, multiplexing, and amplifying circuits, increase the NEP by only 20%.

To characterize the 860-GHz sensor pixel, a VDI WR-1.2 frequency tripler is cascaded at the output of the 280-GHz setup (Fig. 19). Signals at 815 to 865 GHz are radiated through a 25-dBi diagonal horn antenna. The radiation power is below 1 mW, so the distance between the source and chip is decreased to 20 mm to increase the output level while keeping the standing wave effect small. The measured source power and responsivity are plotted in Fig. 23. The responsivity peak of 273 V/W occurs at 860 GHz. Compared to the results reported in [18], the measured source power is 30% higher due to more accurate de-embedding of the system loss. This decreased responsivity at 860 GHz by 30%, which in turn increased NEP by 30%. The simulation in Fig. 23 shows that the center frequency of the pixel is off by 20 GHz from the design. Fig. 24 shows the measured and simulated responsivity at different diode bias currents. For bias current below 10 $\mu$A, the large diode junction resistance $R_j \, (> \, 4 \, \text{k}\Omega)$ increases the impedance mismatch between the antenna and the diode for input signal. Meanwhile, the larger $R_j$ does not significantly increase the rectified signal voltage, because the detector bias resistor ($\sim 5 \, \text{k}\Omega$) in shunt (Fig. 15) is comparable or smaller than $R_j$. These factors cause the drop of the voltage responsivity in the low bias current region in Fig. 24. In the high bias current region, the voltage responsivity falls due...
to a decrease of $R_f$ and high-current injection effect. The significant deviation between simulation and measurement in this high-bias region is because that the diode model used in the design cannot use a single knee current ($I_{K}$) parameter to fully capture the high-current injection behavior.

Lastly, the measured noise of 860-GHz detector with 20-$\mu$A bias current is shown in Fig. 25(a). At 1 MHz, the noise is 11.1 nV/Hz$^{1/2}$, so that the NEP of this detector is 42 pW/Hz$^{1/2}$. Fig. 25(b) shows the simulated and measured NEP of the 860-GHz detector versus input frequency. Compared to the 280-GHz detector with an 8-cell diode, the higher $1/f$ noise voltage of the 4-cell diode in the 860-GHz pixel is higher due to the smaller diode area [31]. The measured NEP of the 860-GHz detector is only $\sim 1.7 \times$ higher than 24 pW/Hz$^{1/2}$ of the 280-GHz detector (without an on-chip baseband amplifier). The predicted intrinsic NEP of the diode for the 860-GHz detector is $3.1 \times$ higher than that of the 280-GHz detector according to the analyses in Section III-A, which include the reduction of diode area and current. Then with the $2.5 \times$ improvement of antenna efficiency simulated in Section III-B, the
predicted total NEP degradation is $1.2 \times$. Finally, the NEP calculation in Section III-A assumes the output noise is limited by shot noise. If we replace the noise part in (7) with the measured flicker noise (Figs. 22(a) and 25(a)), the predicted total NEP degradation for the 860-GHz detector should be $1.1 \times$, which is lower than the measured degradation factor of $1.7 \times$.

V. IMAGING IN A LENS-LESS SETUP

In the previously reported CMOS THz imager works, including our previous SBD detectors [9]-[16], multiple lenses or mirrors are used. These bulky components, however, increase the cost, system complexity and size. In addition, focal-plane multi-pixel imaging requires precise alignment and focus which is more difficult compared to its counterpart using visible light [32]. For these reasons, it is preferable to find an alternative that can provide a path toward affordable and portable THz scanners.

In multiple THz imaging applications, objects to be imaged are thin ($\sim 1$ to $3\ \text{cm}$), and can be placed in a way that simplifies the imaging process and hardware. Security check of postal envelopes, analysis of contents in an enclosure, and identification of anti-counterfeit labels are examples of such applications. For these, a proximity imaging technique is proposed in this paper and is illustrated in Fig. 26. A system is composed of a THz solid-state radiation source array, and an array of the THz imaging pixels discussed earlier. They are located in a close proximity on both sides of an object to be scanned such that the THz beam is not significantly diverged and an image can be formed without using lenses or mirrors. A diverging THz beam from each source projects the spatial information of the illuminated object region directly onto a corresponding detector pixel, so that in each scan step, the image for a strip of object is constructed. By repeated stepping and scanning, a complete image of object is constructed. Since electronic scanning is faster than mechanical scanning, a larger sensor unit with more pixels on a larger die will reduce the number of mechanical steps and scan time. However, without lenses or mirrors, the image quality of lens-less approach is expected to be inferior.

In our setup in Fig. 27(a), the source-to-imager distance is 20 mm. The object is placed at the mid-point between the source and imager, and the corresponding mechanical scan step is 1 mm. An MSP-430 board [33] is used to control the multiplexing of the 280-GHz imager, which generates a 16-pixel sub-image for each mechanical scan step. The full-exposure (no object inserted) variation of sub-image is pre-sampled for correction of FPN. The FPN discussed here also includes the effects of non-uniformity of incident power to the detector caused by source antenna non-ideality as well as structures adjacent to the imager chip on the PCB. Once again, the source is chopped at 1 MHz. Fig. 27(b) shows the clocking sequences for the multiplexed-
pixel imaging. The sampling and integration in the lock-in amplifier start after the selection of a pixel. An integration time $t_2$ of $\sim 100$ ms corresponds to $\sim 10000$ modulation signal periods, which is long enough to average out the pixel-switching noise.

Since each 16-pixel sub-image is electronically scanned, for the same number of pixels for a given image, use of the 280-GHz array reduces imaging time from 1.5 hours down to 25 minutes. Currently, the scanning time is limited by the mechanical stepping time and delays associated with communication from and to LabVIEW software [34] that controls the setup and data collections. As Fig. 27(b) shows, the decrease approaches $16 \times$ if the electronic sampling time $t_2$ is reduced (hence lower SNR). A 280-GHz image of a floppy disk formed with $80 \times 80$ sub-images ($320 \times 320$ pixels) is shown in Fig. 28. The SNR of the image, which is the ratio between the data of the brightest and darkest regions, is $55 \text{ dB}$ (with 10-mS sampling time). The internal magnetic disk and features of plastic housing are clearly revealed. Finally, the 860-GHz detector is also utilized in the same setup. With the same 10-mS sampling time, the 860-GHz image has an SNR of 43 dB, and is compared in Fig. 28 to that from the scan using the 280-GHz array. It can be clearly seen that due to a smaller wavelength, the 860-GHz scan provides a better spatial resolution.

---

### TABLE I

**PERFORMANCE COMPARISON OF ACTIVE THZ IMAGERS IN CMOS.**

<table>
<thead>
<tr>
<th>References</th>
<th>Technology</th>
<th>Array Size</th>
<th>Responsivity†</th>
<th>Measured NEP</th>
<th>Chopping Frequency</th>
<th>Pixel Multiplexing</th>
</tr>
</thead>
<tbody>
<tr>
<td>[12]</td>
<td>65-nm SOI</td>
<td>15 (standalone)</td>
<td>$1.1 \text{ kV/W@0.65 THz}$ $1.9 \text{ kV/W@0.65 THz}††$</td>
<td>40 pW/Hz$^{1/2}$ 17 pW/Hz$^{1/2}††$</td>
<td>1 kHz</td>
<td>No</td>
</tr>
<tr>
<td>[13]</td>
<td>65-nm bulk</td>
<td>15 (standalone)</td>
<td>$800 \text{ V/W@1 THz}$</td>
<td>66 pW/Hz$^{1/2}$</td>
<td>1 kHz</td>
<td>No</td>
</tr>
<tr>
<td>[19]</td>
<td>130-nm Bulk</td>
<td>$3 \times 4$</td>
<td>$2.5 \text{ kV/W@0.3 THz}$ $51 \text{ kV/W@1 THz}$</td>
<td>Not reported</td>
<td>30 kHz</td>
<td>Not demonstrated</td>
</tr>
<tr>
<td>[14]</td>
<td>65-nm bulk</td>
<td>$32 \times 32$</td>
<td>$140 \text{ kV/W@0.86THz}^{1,††}$</td>
<td>100 pW/Hz$^{1/2}††$</td>
<td>5 kHz</td>
<td>Yes</td>
</tr>
<tr>
<td>[16]</td>
<td>Schottky diode</td>
<td>$2 \times 2$ (standalone)</td>
<td>$250 \text{ V/W@0.28 THz}$</td>
<td>33 pW/Hz$^{1/2}$</td>
<td>1 MHz</td>
<td>No</td>
</tr>
<tr>
<td>This work</td>
<td>in 130-nm bulk</td>
<td>$4 \times 4$ (logic)</td>
<td>$336 \text{ V/W@0.28 THz}$</td>
<td>$29 \text{ pW/Hz}^{1/2}$</td>
<td>Yes (dual mode)</td>
<td></td>
</tr>
</tbody>
</table>

†The responsivity refers to that of the device only (with the on-chip amplifier gain de-embedded), except that in [14], which includes the gain of both the on-chip readout circuitry and a 5-dB off-chip VGA.

††The data are measured with wafer thinning and a silicon lens attached to the chip.
VI. CONCLUSIONS

A fully-integrated 280-GHz 4 × 4 imager with a measured NEP of 29 pW/Hz$^{1/2}$ and a responsivity of 5.1 kV/W is demonstrated. This imager utilizes passive pixels and low noise amplifiers placed outside the pixels. Incorporation of the pixels into this highly scalable array increases NEP by only 20%. This is the first demonstration of electronic-scanning multi-pixel THz imaging using CMOS. By reducing the number of unit cells in the diode and exploiting the efficiency improvement of patch antenna with frequency for a given backend process, an 860-GHz SBD detector with a measured NEP of 42 pW/Hz$^{1/2}$ is demonstrated. The circuits are fabricated using a foundry 130-nm digital CMOS process. Given that incorporating the 280-GHz detector into an array increases NEP by only 20%, the 860-GHz imager array should also have the similar NEP as that for an individual detector. The performance of imagers fabricated in CMOS is compared in Table I. The 42-pW/Hz$^{1/2}$ NEP is competitive to the best reported performance of MOSFET-based pixel (66 pW/Hz at 1 THz [13] and 40 pW/Hz$^{1/2}$ at 650 GHz [12]) that has been implemented using a 65-nm CMOS process and measured without using an external silicon lens. These indicate that SBD’s fabricated in CMOS without process modification are competitive (if not superior) for THz imaging applications. The imaging circuits were utilized in a setup that neither requires mirrors nor lenses to form images. This in combination with the measured imager performance suggests that an affordable THz imager with a form factor similar to a smart phone should be possible.

REFERENCES


Ruonan Han (S’10) was born in Hohhot, China, in 1984. He received the B.Sc. degree in microelectronics from Fudan University, Shanghai, China, in 2007, and the M.Sc. degree in electrical engineering from the University of Florida, Gainesville, FL, USA, in 2009, and is currently working toward the Ph.D. degree in electrical engineering at Cornell University, Ithaca, NY, USA. His doctoral research is focused on terahertz signal generation and detection circuits using CMOS and GaN technologies.

In the summer of 2012, he was an intern with Rambus Inc., Sunnyvale, CA, USA, where he was involved with fast-locking clock and data recovery circuits. He has authored or coauthored over 20 journal and conference publications.

Mr. Han is a student member of the IEEE Solid-State Circuits Society. He is a reviewer for the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES and the IEEE International Symposium on Circuits and Systems (ISCAS). He was the recipient of the Best Student Paper Award (2nd place) of the 2012 Radio-Frequency Integrated Circuits (RFIC) Symposium and the Helic Student Scholarship of the 2010 Custom Integrated Circuits Conference (CICC). He was also the recipient of the Irwin and Joan Jacobs Fellowship (2011), the John M. Olin Fellowship (2010), and the IEEE Solid-State Circuits Society Pre-Doctoral Achievement Award (2012-2013).

Yaming Zhang received the B.Sc. degree from Tsinghua University, China, and the M.Sc. degree from Purdue University, West Lafayette, IN, USA.

He is currently an engineer and consultant. His research interest is in the general area of circuits and system design. He was with the University of Texas at Dallas and is currently with Samsung Research America.

Youngwan Kim received the B.S. degree in electrical engineering from Kyungpook National University, Korea, and University of Texas, Dallas, TX, USA, in 2011. Before his graduation, he worked for Wintech from 2007 to 2009 and designed the circuit of central control system used by police and fire station. Currently, he is pursuing the M.S. degree at Columbia University, New York, NY, USA.

His research focuses on the flexible self-powered circuits and devices for biological applications.

Dae Yeon Kim received the M.Sc. degree in electrical engineering and computer science from North Carolina State University, Raleigh, NC, USA, in 2007. He is currently working toward the Ph.D. degree in electrical engineering at the University of Texas, Dallas, TX, USA.

His research interest is in the sub-millimeter wave and terahertz detectors in CMOS.

Hiroshi Shchijio (F’92) received the B.S. degree in electronic engineering from University of Tokyo, Tokyo, Japan, in 1976 and the M.S. and Ph.D. degrees in electrical engineering from the University of Illinois, Urbana-Champaign, IL, USA, in 1978 and 1980, respectively.

He joined Texas Instruments, Dallas, TX, USA, in 1980. He worked in various projects at TI including MOS SRAM, submicron MOS devices, device scaling studies, SOI polysilicon FETs, trench transistor DRAM cells for 4 Mbit DRAM, device and circuit design for 64 Mbit DRAM, 1 Gbit DRAM process development, GaAs MESFET high speed SRAMs and memory/logic integration, and GaAs-on-Silicon devices. He became a Texas Instruments Fellow in 1994. His most recent work at TI involved analog and RF integration in Ti’s 180 nm, 130 nm, 90 nm, 65 nm, and 45 nm CMOS technologies and TCAD simulation of RF/analog devices. He joined the faculty of the University of Texas at Dallas in 2010 as a Research Professor, where he is involved in the development of mm-wave and terahertz CMOS components and the modeling of GaN HEMT devices. He was Conference Chairman at the 1992 Device Research Conference.

Ehsan Afshari (SM’11) was born in 1979. He received the B.Sc. degree in electronics engineering from the Sharif University of Technology, Tehran, Iran, in 2001, and the M.S. and Ph.D. degree in electrical engineering from the California Institute of Technology, Pasadena, CA, USA, in 2003 and 2006, respectively.

In August 2006, he joined the faculty of the Department of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA. His research interests are millimeter-wave and terahertz electronics and low-noise integrated circuits for applications in communication systems, sensing, and biomedical devices.

Prof. Afshari is the chair of the IEEE Ithaca Section and chair of Cornell Highly Integrated Physical Systems (CHIPS). He is a member of the International Technical Committee, IEEE Solid-State Circuit Conference (ISSCC), the Analog Signal Processing Technical Committee, IEEE Circuits and Systems Society, the Technical Program Committee, IEEE Custom Integrated Circuits Conference (CICC), and the Technical Program Committee, IEEE International Conference on Ultra-Wideband (ICUWB). He was the recipient of the National Science Foundation CAREER Award (2010), Cornell College of Engineering Michael Tien Excellence in Teaching Award (2010), Defense Advanced Research Projects Agency (DARPA) Young Faculty Award (2008), and Iran’s Best Engineering Student Award presented by the President of Iran (2001). He was also the recipient of the Best Paper Award of the Custom Integrated Circuits Conference (CICC) (2003), First Place of the Stanford-Berkeley-Caltech Inventors Challenge (2005), the Best Undergraduate Paper Award of the Iranian Conference on Electrical Engineering (1999), the Silver Medal of the Physics Olympiad (1997), and the Award of Excellence in Engineering Education from the Association of Professors and Scholars of Iranian Heritage (APSIH) (2004).